TMS320C6457CCMHA

Mfr. #:: TMS320C6457CCMHA
설명:: Digital Signal Processors & Controllers - DSP, DSC Fixed-Pt Dig Signal Proc
수명 주기:: 이 제조업체의 새 제품입니다.
데이터 시트:: TMS320C6457CCMHA 데이터 시트
배달:: DHL FedEx Ups TNT EMS
지불:: T/T Paypal Visa MoneyGram Western Union
ECAD Model:
추가 정보:: TMS320C6457CCMHA 추가 정보 TMS320C6457CCMHA Product Details

제품 속성
속성 값

제조사:: 텍사스 인스트루먼트

제품 카테고리:: 디지털 신호 프로세서 및 컨트롤러 - DSP, DSC

RoHS:: Y

장착 스타일:: SMD/SMT

패키지/케이스:: FCBGA-688

시리즈:: TMS320C6457

제품:: DSP

포장:: 쟁반

키:: 3.3 mm

길이:: 23 mm

너비:: 23 mm

상표:: 텍사스 인스트루먼트

데이터 버스 폭:: 16 bit

지시 유형:: 고정 소수점

습기에 민감한:: 네

상품 유형:: DSP - 디지털 신호 프로세서 및 컨트롤러

공장 팩 수량:: 60

하위 카테고리:: 임베디드 프로세서 및 컨트롤러

단위 무게:: 0.115307 oz

Tags: TMS320C6457CC, TMS320C6457, TMS320C645, TMS320C64, TMS320C6, TMS320C, TMS320, TMS32, TMS3, TMS

Service Guarantees

We guarantee 100% customer satisfaction.

Quality Guarantees

We provide 90-360 days warranty.

If the items you received were not in perfect quality, we would be responsible for your refund or replacement, but the items must be returned in their original condition.
Our experienced sales team and tech support team back our services to satisfy all our customers.

we buy and manage excess electronic components, including excess inventory identified for disposal.
Email us if you have excess stock to sell.

Email: [email protected]

Step1:
Vacuum Packaging with PL

Step2:
Anti-Static Bag

Step3:
Packaging Boxes

TMS320C6457CCMHA 설명

***as Instruments: Communications Infrastructure Digital Signal Processor 688-FCBGA 0 to 0

***ical: DSP Fixed-Point 32bit 1GHz 8000MIPS 688-Pin FCBGA Tray

***p One Stop Global: DSP Fixed-Point 32-Bit 1GHz 8000MIPS 688-Pin FCBGA

***i-Key: IC DSP FIXED-POINT 688FCBGA

***ark: Tci6484, Rev 1.4, 1Ghz

***AS INSRUMENT: The TMS320C64x+™ DSPs (including the TMS320C6457 device) are the highest-performance fixed-point DSP generation in the TMS320C6000™ DSP platform. The C6457 device is based on the third-generation high-performance, advanced VelociTI™ very-long-instruction-word (VLIW) architecture developed by Texas Instruments (TI), making these DSPs an excellent choice for applications including video and telecom infrastructure, imaging/medical, and wireless infrastructure (WI). The C64x+ devices are upward code-compatible from previous devices that are part of the C6000™ DSP platform.

***AS INSTRUMENTS INC: Based on 65-nm process technology and with performance of up to 9600 million instructions per second (MIPS) [or 9600 16-bit MMACs per cycle] at a 1.2-GHz clock rate, the C6457 device offers cost-effective solutions to high-performance DSP programming challenges. The C6457 DSP possesses the operational flexibility of high-speed controllers and the numerical capability of array processors.

***as Instruments (TI): The C64x+ DSP core employs eight functional units, two register files, and two data paths. Like the earlier C6000 devices, two of these eight functional units are multipliers or .M units. Each C64x+ .M unit doubles the multiply throughput versus the C64x core by performing four 16-bit × 16-bit multiply-accumulates (MACs) every clock cycle. Thus, eight 16-bit × 16-bit MACs can be executed every cycle on the C64x+ core. At a 1.2-GHz clock rate, this means 9600 16-bit MMACs can occur every second. Moreover, each multiplier on the C64x+ core can compute one 32-bit × 32-bit MAC or four 8-bit × 8-bit MACs every clock cycle.

***as Instruments (TI): The C6457 device includes Serial RapidIO®. This high-bandwidth peripheral dramatically improves system performance and reduces system cost for applications that include multiple DSPs on a board, such as video and telecom infrastructures and medical/imaging.

***AS USD: The C6457 DSP integrates a large amount of on-chip memory organized as a two-level memory system. The level-1 (L1) program and data memories on the C6457 device are 32KB each. This memory can be configured as mapped RAM, cache, or some combination of the two. When configured as cache, L1 program (L1P) is a direct mapped cache whereas L1 data (L1D) is a two-way set associative cache. The level 2 (L2) memory is shared between program and data space and is 2048KB in size. L2 memory can also be configured as mapped RAM, cache, or some combination of the two. L2 is configurable up to 1MB of cache. The C64x+ Megamodule also has a 32-bit peripheral configuration (CFG) port, an internal DMA (IDMA) controller, a system component with reset/boot control, interrupt/exception control, a power-down control, and a free-running 32-bit timer for time stamp.

***XS: The peripheral set includes: an inter-integrated circuit bus module (I2C); two multichannel buffered serial ports (McBSPs); an 8-bit Universal Test and Operations PHY Interface for Asynchronous Transfer Mode (ATM) Slave [UTOPIA Slave] port; two 64-bit general-purpose timers (also configurable as four 32-bit timers); a user-configurable 16-bit or 32-bit host-port interface (HPI16/HPI32); a 16-pin general-purpose input/output port (GPIO) with programmable interrupt/event generation modes; an 10/100/1000 Ethernet media access controller (EMAC), which provides an efficient interface between the C6457 DSP core processor and the network; a management data input/output (MDIO) module (also part of the EMAC) that continuously polls all 32 MDIO addresses in order to enumerate all PHY devices in the system; a glueless external memory interface (64-bit EMIFA), which is capable of interfacing to synchronous and asynchronous peripherals; and a 32-bit DDR2 SDRAM interface.

***AS INSTUMENTS: The C6457 device has three high-performance embedded coprocessors [one enhanced Viterbi Decoder Coprocessor (VCP2) and two enhanced Turbo Decoder Coprocessors (TCP2_A and TCP2_B)] that significantly speed up channel-decoding operations on-chip. The VCP2 operating at CPU clock ÷ 3 can decode more than 694 7.95-Kbps adaptive multi-rate (AMR) [K = 9, R = 1/3] voice channels. The VCP2 supports constraint lengths K = 5, 6, 7, 8, and 9, rates R = 3/4, 1/2, 1/3, 1/4, and 1/5, and flexible polynomials, while generating hard decisions or soft decisions. Each TCP2 operating at CPU clock ÷ 3 can decode up to fifty 384-Kbps or eight 2-Mbps turbo encoded channels (assuming 6 iterations). The TCP2 implements the max*log-map algorithm and is designed to support all polynomials and rates required by Third-Generation Partnership Projects (3GPP and 3GPP2), with fully programmable frame length and turbo interleaver. Decoding parameters such as the number of iterations and stopping criteria are also programmable. Communications between the VCP2/TCP2s and the CPU are carried out through the EDMA3 controller.

***NS: The C6457 device has a complete set of development tools, which includes: a new C compiler, an assembly optimizer to simplify programming and scheduling, and a Windows® debugger interface for visibility into source code execution.

TMS320C6457CCMHA 추가 정보

Processors: OMO Electronic Processors provide a comprehensive portfolio, proven software, and worldwide support enabling industry-leading automotive and industrial solutions. TI is dedicated to advancing and optimizing today’s processors to meet tomorrow’s intelligence, performance and cost requirements in automotive and industrial applications. Scalable hardware and software platforms with common code allow designers to seamlessly reuse and migrate across devices to protect future investment.

Market price

부분 #	설명	재고	가격
TMS320C6457CCMHA DISTI # TMS320C6457CCMHA-ND	IC DSP FIXED-POINT 688FCBGA RoHS: Compliant Min Qty: 60 Container: Tube	Temporarily Out of Stock	60:$119.9220
TMS320C6457CCMHA2 DISTI # TMS320C6457CCMHA2-ND	IC DSP FIXED-POINT 688FCBGA RoHS: Compliant Min Qty: 60 Container: Tube	Temporarily Out of Stock	60:$134.0693
TMS320C6457CCMHA DISTI # TMS320C6457CCMHA	DSP Fixed-Point 32-Bit 1GHz 8000MIPS 688-Pin FCBGA - Trays (Alt: TMS320C6457CCMHA) RoHS: Compliant Min Qty: 3 Container: Tray	Americas - 0	3:$144.9900 5:$141.4900 8:$135.8900 15:$132.5900 30:$130.1900
TMS320C6457CCMHA2 DISTI # TMS320C6457CCMHA2	DSP Fixed-Point 32-Bit 1.2GHz 9600MIPS 688-Pin FCBGA - Trays (Alt: TMS320C6457CCMHA2) RoHS: Compliant Min Qty: 60 Container: Tray	Americas - 0	60:$168.1900 120:$164.0900 240:$157.6900 360:$153.7900 600:$151.0900
TMS320C6457CCMHA	Communications Infrastructure Digital Signal Processor	60	1000:$98.7500 750:$99.0700 500:$106.0200 250:$108.6300 100:$112.1000 25:$115.5800 10:$119.0500 1:$126.0100
TMS320C6457CCMHA DISTI # 595-TMS320C6457CCMHA	Digital Signal Processors & Controllers - DSP, DSC Fixed-Pt Dig Signal Proc RoHS: Compliant	1	1:$128.6200 5:$126.0000 10:$122.5300 25:$119.9300
TMS320C6457CCMHA2 DISTI # 595-MS320C6457CCMHA2	Digital Signal Processors & Controllers - DSP, DSC Fixed-Pt Dig Signal Proc RoHS: Compliant	0	1:$143.1500 5:$141.1300 10:$137.1000 25:$136.1000

영상	부분 #	설명
	Mfr.#: TMDSEMU560V2STM-UE OMO.#: OMO-TMDSEMU560V2STM-UE	Emulators / Simulators XDS560 Class High Speed Emulators
	Mfr.#: TMDSEMU200-U OMO.#: OMO-TMDSEMU200-U-TEXAS-INSTRUMENTS	XDS200 USB JTAG EMULATOR
	Mfr.#: TMDSEMU560V2STM-U OMO.#: OMO-TMDSEMU560V2STM-U-TEXAS-INSTRUMENTS	EMULATOR TRACE SYSTEM USB
	Mfr.#: TMDSEMU560V2STM-UE OMO.#: OMO-TMDSEMU560V2STM-UE-TEXAS-INSTRUMENTS	EMULATOR TRACE SYSTEM XDS560

TMS320C6457CCMHA

Step1:Vacuum Packaging with PL

Step2:Anti-Static Bag

Step3:Packaging Boxes

Step1:
Vacuum Packaging with PL

Step2:
Anti-Static Bag

Step3:
Packaging Boxes