 | |  | |
| PartNumber | DS31406GN2 | DS31406DK | DS31406GN+ |
| Description | Clock Synthesizer / Jitter Cleaner Single DPLL Timing IC w/sub-ps APLLs | Clock & Timer Development Tools DS31406 Dev Kit | Clock Synthesizer / Jitter Cleaner Single DPLL Timing IC w/sub-ps APLLs |
| Manufacturer | Microchip | Maxim Integrated | Microsemi Corporation |
| Product Category | Clock Synthesizer / Jitter Cleaner | Clock & Timer Development Tools | Clock/Timing - Application Specific |
| RoHS | Y | N | - |
| Packaging | Tray | Bulk | Tray |
| Brand | Microchip / Microsemi | Maxim Integrated | - |
| Moisture Sensitive | Yes | - | - |
| Product Type | Clock Synthesizer / Jitter Cleaner | Clock & Timer Development Tools | - |
| Factory Pack Quantity | 90 | - | - |
| Subcategory | Clock & Timer ICs | Development Tools | - |
| Part # Aliases | DS3146GN2 | - | - |
| Tool Is For Evaluation Of | - | DS31406 | - |
| Series | - | DS31406DK | - |
| Package Case | - | - | 256-LBGA, CSBGA |
| Operating Temperature | - | - | -40°C ~ 85°C |
| Mounting Type | - | - | Surface Mount |
| Voltage Supply | - | - | 1.8V |
| Supplier Device Package | - | - | 256-CSBGA (17x17) |
| PLL | - | - | Yes |
| Main Purpose | - | - | Ethernet, SONET/SDH, Stratum, Telecom |
| Input | - | - | CMOS, TTL |
| Output | - | - | CML, LVDS, LVPECL |
| Number of Circuits | - | - | 1 |
| Ratio InputOutput | - | - | 1899/12/30 2:14:00 |
| Differential InputOutput | - | - | Yes/Yes |
| Frequency Max | - | - | 750MHz |