 | |  | |
| PartNumber | ISPPAC-CLK5610V-01TN48C | ISPPAC-CLK5610V-01T48I | ISPPAC-CLK5610V-01T48C |
| Description | Clock Drivers & Distribution PROGRAMMABLE ZERO DELAY CL GEN | Clock Drivers & Distribution PROGRAMMABLE ZERO DELAY CL GEN | Clock Drivers & Distribution 3.3V 10-320MHz |
| Manufacturer | Lattice | Lattice | Lattice Semiconductor Corporation |
| Product Category | Clock Drivers & Distribution | Clock Drivers & Distribution | Clock/Timing - Clock Generators, PLLs, Frequency Synthesizers |
| RoHS | Y | N | - |
| Series | ispPAC-CLK5610V | ispPAC-CLK5610V | ispClock |
| Multiply / Divide Factor | 1:10 | - | - |
| Output Type | EHSTL, HSTL, LVCMOS, LVDS, LVPECL, LVTTL, SSTL | - | - |
| Max Output Freq | 400 MHz | - | - |
| Supply Voltage Max | 3.6 V | - | - |
| Supply Voltage Min | 3 V | - | - |
| Minimum Operating Temperature | 0 C | - 40 C | - |
| Maximum Operating Temperature | + 70 C | + 85 C | - |
| Mounting Style | SMD/SMT | SMD/SMT | - |
| Package / Case | TQFP-100 | TQFP-100 | - |
| Packaging | Tray | Tray | Tray |
| Height | 1.4 mm | - | - |
| Input Type | HSTL, LVCMOS, LVDS, LVPECL, LVTTL, SSTL | - | - |
| Length | 7 mm | - | - |
| Type | Zero Delay Programmable PLL Clock Generator | - | * |
| Width | 7 mm | - | - |
| Brand | Lattice | Lattice | - |
| Maximum Input Frequency | 320 MHz | - | - |
| Moisture Sensitive | Yes | Yes | - |
| Operating Supply Current | 110 mA | - | - |
| Product Type | Clock Drivers & Distribution | Clock Drivers & Distribution | - |
| Factory Pack Quantity | 250 | 250 | - |
| Subcategory | Clock & Timer ICs | Clock & Timer ICs | - |
| Tradename | ispClock | ispClock | - |
| Unit Weight | 0.023175 oz | 0.023175 oz | - |
| Package Case | - | - | 48-LQFP |
| Operating Temperature | - | - | 0°C ~ 70°C |
| Mounting Type | - | - | Surface Mount |
| Voltage Supply | - | - | 3 V ~ 3.6 V |
| Supplier Device Package | - | - | 48-TQFP (7x7) |
| PLL | - | - | Yes with Bypass |
| Input | - | - | HSTL, LVCMOS, LVDS, LVPECL, LVTTL, SSTL |
| Output | - | - | HSTL, LVCMOS, LVDS, LVPECL, LVTTL, SSTL |
| Number of Circuits | - | - | 1 |
| Ratio InputOutput | - | - | 1899/12/30 1:10:00 |
| Differential InputOutput | - | - | Yes/Yes |
| Frequency Max | - | - | 320MHz |
| Divider Multiplier | - | - | Yes/No |